

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEAITY: DOCKET NO.
500454.02APPLICATION NO.
Not yet assigned

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANT(S)
Ronnie M. HarrisonFILING DATE
Concurrently herewithGROUP ART UNIT
Not yet assignedJ1046 U.S. PTO
09/991198
11/20/01

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
JXN	AA	4,984,255	01/08/91	Davis et al.	375	354	/
JXN	AB	5,341,405	08/23/94	Mallard, Jr.	375	376	/
JXN	AC	5,577,079	11/19/96	Zenno et al.	375	373	/
JXN	AD	6,087,857	07/11/00	Wang	327	5	/
JXN	AE	6,253,360 B1	06/26/01	Yoshiba	716	6	/
JXN	AF	6,285,726 B1	09/04/01	Gaudet	375	376	/
	AG						
	AH						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	AK							
	AL							

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

JXN	AP	Descriptive literature entitled, "400MHz SDRAM, 4M X 16 SDRAM Pipelined, Eight Bank, 2.5 V Operation," SDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
JXN	AQ	"Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
JXN	AR	Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732.
JXN		Sidiropoulos, S. et al., "A Semidigital Dual Delay-Locked Loop", IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, November 1997, pp. 1683-1692.

EXAMINER

Dmg X. Nguyen

DATE CONSIDERED

10/01/2003

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).